

APR 1 3 2005

SC11805TP



FAX TRANSMITTAL SHEET

Freescale Semiconductor, Inc.

Law Department 7700 W. Parmer Lane MD: TX32/PL02 Austin, TX 78729

Telephone: (512) 996-6839 Facsimile: (512) 996-6854

Number of Pages (including this page)

Date:	April 13, 2005
To:	MS: APPEAL BRIEF-PATENTS
Location:	United States Patent and Trademark Office
Fax No.:	(703) 872-9306
From:	Robert L. King (Registration No. 30,185)
Subject:	S/N 10/074,732 – Leo Mathew et al.
I hereby certify that this 4-1-3-0-5 Date	correspondence is being facsimile transmitted to the Patent and Trademark Office on: The Contract of the Patent and Trademark Office on: The Thomas
ALL ITEM: 1. x 1 page 2. x 1 page 3. x 21 page	Fax cover sheet Fee Transmittal (in duplicate) e Notice of Appeal Deposit Account 503079, Freescale Semiconductor, Inc. \$500

					Соп	iplete i	f Kno	wn	
FEE:	Application Nu	cation Number 10/074,7							
TRANSMIT	Filing Date	February 13, 2002							
Patent fees are subject to		st Named Inventor Leo Mathew et al.							
Applicant claims small entity status. See 37 CFR 1.27		Examiner Nan	Paul E. Brock II						
		Group Art Unit		2815					
TOTAL AMOUNT OF PAYMENT	(\$) 500	Attorney Dock	et No.	SC1	805TP				
METHOD OF PAY	MENT (check all that appl	y)(Y			FE	E CAL	CULA	TION (continued)	
Check Credit card	Money Order Other	None	3. ADD		L FEES Sn				
X Deposit Account:			Enti			tily			
Deposit Account Numb	er 503079		Fee	Fee	Fee	Fee			
Deposit Account Nam	FREESCALE SEMICONDUCTOR	I. INC.	Code	(2)	Code	(5)		Fee Description	
The Director is authorized to: (check at			1051	130	2051	65	Sumh	range – bate lilling lee or oath	
X Charge fee(s) Indicated below		verpayments	1052	50	2052	25		arge - late Provisional liling	
			1053	130	1053	130		English specification	
X Charge any additional fee(s) during the pendency of this ap	plication	1812	2520	1812	2520		ing a request for ex parte arnination	
Charge fees(s) indicated be above-identified deposit as	elow, except for the filing fee to count.	the .	1804	920°	1804	920*		sling publication of SIR prior to liner action	
			1805	1840	1805	1840*		esting publication of SIR after Iner action	
FEE CALCULATION			1251	120	2251	60	Exten	sion for reply within first month	
			1252	450	2252	225		ion for reply within second month	
			1253 1254	1020 1590	2253 2254	510 795	Extens	son for reply within third month	
1. BASIC FILING FEE								sion for reply will do fourth mordh	
			1255	2160	2255	1080		sion for reply within lifth manth	
	inity Soc		1401	500 500	2401 2402	250 250		e of Appeal a brief in support of an appeal	500
Foo Fee Fee Code (\$) Code	Fee (\$)Fe	se Paid	1402	1000	2403	500		ast for one) hearing	300
	50 Utility filing fee 30							on to institute a public use	
	50 Utility sarch fee 50		1451	1510	1451	1510	proce	•	
	00 Utility Exam lee 20 75 Design Ring fee	10	1452 1453	110 1370	2452 2453	55 685		on to revive – unavoidable on to rovive – unintentional	
1	75 Design Ring fee 75 Plant filing fee		1501	1400	2501	700		issue fee (or reissue)	_
	85 Reissué filing féé		1502	800	2502	400		n Issue Ice	
	100 Provisional filing fee		1503	1100	2503	550		issue fee	
			1480	130	1460	130		ons to the Commissioner	
	SUBTOTAL (1) (\$)		1807	130	1807	130		issing fee under 57 CFR 1.17(d)	<u> </u>
2. EXTRA CLAIM FEES			1606	160	1506	180	Subm	ission of IDS	
Previous	•	•	8021	40	8021	40		rding each palent assignment	
Paid* Tolei Claims - 2		Fee Pald	1809	790	2609	395		operly (three number of properies) a submission after final	
Independent Claims -	3 = X 200	=						ion (37 CFR § 1.129(A))	
Multiple Dependent	380	=	1810	790	2810	395		ach additional invention to be ined (37 CFR § 1.129(b))	
Large Entity Small Entity Fee Fee Fee Fee			1801	790	2801	395		est for Continued Examination CE)	
Code (\$) Code (\$) 1202 50 2202 25	Fee Description Claims in excess of 20	on	1802	900	1802	900	Requi	est for expedited examination a design application	
1201 200 2201 100	Independent claims in excess of 3		Other (se	(specify)					
1203 360 2203 180	Mutupie dependent claim, if not pa * Reissue independent claims ove								
1204 68 2204 44	neissus independent distins ove	Author hateur	—						
1205 200 2205 100	"Relasue claim s in excess of 20 and over original	patent							
SUBTOTAL (2) (5) "or number previously paid, if greater, For Rolssucs, sco abovo.			• Reduc	ed by Ba	sic Filing	Fee Paic		UBTOTAL (3) (S) 500	
SUBMITTED BY			•				Complete (if applicab	le)	
	et L. Vina		Registra	tion No	30,1	96	ſ	(612)	296-6839
Name (Print/Type) Hobs	rt L. King	FL P			30,1		ato.	Tetaphone (512)	
I 14 14 14 14 14 14 14 14 14 14 14 14 14	F 1 m F						- 110		

	Complete if Known							
FEE	Application Nu							
TRANSMITTAL	Filing Date	February 13, 2002			, 2002			
Patent fees are subject to annual revision	First Named In	ventor	ntor Leo Mathew et al.					
Applicant claims small entity status. See 37 CFR 1.27	Examiner Nam	ne .	Paul	E. Broo	жII			
_	Group Art Unit	2815						
TOTAL AMOUNT OF PAYMENT (\$) 500	Attorney Dock	et No.	\$C1	1805TP	,			
METHOD OF PAYMENT (check all that appl))			FE	E CAL	CULATION (continued)		
Check Credit card Money Order Other	None	3. ADD	ITIONA	L FEES				
X Deposit Account:	_	Larç Enti		S <i>a</i> En				
Deposit Account Number 503079		Fee	Fee	Fee	Fee			
Deposit Account Name FREESCALE		Code	(\$)	Çode	(\$)	Fee Description		
SEMICONDUCTOR	, INC.							
The Director is authorized to: (check all that apply) X Charge fee(s) indicated below X Credit any or	emayments .	1051 1052	130 50	2051 2052	65 25	Surcharge – late filing (se or oath Surcharge – late Provisional filing	\vdash	
	erpa jiliona	1053	130	1053	130	Non-English specification		
X Charge any additional fee(s) during the pendency of this ap	plication	1812	2520	1812	2520	For filing a request for ex parte Reexamination		
Charge fees(s) indicated below, except for the filling fee to above-identified deposit account.	the	1804	9201	1804	920"	Requesting publication of SIR prior to Examiner action		
word designed deposit decourts		1805	1840*	1805	1840*	Réquesting publication of SIR after Exerciner action		
FEE CALCULATION		1251	120	2251	60	Extension for reply within first month		
1 DE CADCULATION		1252	450	2252	225	Extension for reply within second mouth		
		1253	1020	2253	510	Extension for reply within third month		
1. BASIC FILING FEE		1254	1590	2254	795	Extension for roply within fourth month		
•		1256	2160	2255	1080	Extension for reply within fifth month	1 1	
Large Entity Small Entity		1401	500	2401	250	Notice of Appeal		
Fee Fee Fee Fee Code (\$) Code (\$) _Fe	e Pald	1402 1403	500 1000	2402 2403	250 500	Filing a brief in support of an appeal Request for oral hearing	500	
1011 300 2011 150 Utility Ming fee 30		1463	1000	2403	300	Petition to institute a public use	\vdash	
1111 500 2111 250 Utility sarch fee 50		1451	1510	1451	1510	proceeding	\sqcup	
1911 200 2911 100 Utility Exam fee 20 1002 300 2002 175 Design filing fee	<u> </u>	1452 1453	110 1370	2452 2453	55 685	Petition to revive – unavoidable Petition to revive – unintentional	\vdash	
1003 550 2003 275 Plant filing lec		1501	1400	2501	700	Utility issue (ee (or reissue)	\vdash	
1004 790 2004 395 Reissue filing lee		1502	800	2502	400	Design issue fee	\vdash	
1005 200 2005 100 Provisional filing lea		1503	1100	2503	550	Plant issue fee		
		1480	130	1460	130	Petitions to the Commissioner		
SUBTOTAL (1) (5)		1807	130	1807	130	Processing fee under 87 CFR 1.17(a)		
2. EXTRA CLAIM FEES		1806	180	1606	180	Submission of IDS		
Previously Entra Fee from	Ena dala	8021	40	8021	40	Recording each patent assignment per property (times number of property (times number of property)		
Paid" Ctalms below Total Claims - 20 = X 50	Fee Pald	1809	790	2809	395	Filing a submission after final		
Independent Claims - 3 = X 200	=	1810	790	2810	395	rejection (37 CFR § 1.129(a)) For each additional invention to be		
Multiple Dependent 360	=					examined (37 CFR § 1.129(b))		
Large Entity Small Entity Fee Fee Fee Fee		1801	790	2901	395	Request for Continued Examination (RCE)		
Code (\$) Code (\$) Fee Description 1202 50 2202 25 Claims in excess of 20	no e	1802	900	1802	900	Request for expedited examination of a design application		
1201 200 2201 100 Independent claims in except of 9 1203 360 2203 160 Multiple dependent claim, il not pa						v . ,,		
1204 88 2204 44 Reissue Independent claims over								
1205 200 2205 100 'Reissuo claim	-							
s in excess of 20 and over original	pedent							
SUBTOTAL (2) (5) "or number previously paid, if greater, For Relasues, see above.		* Rection	d by Ra	sic Filing I	Fee Paid	SUBTOTAL (3) (S) 500		
		1100000	e ey ea	ow - mild		Complete (if applicable)		
SUBMITTED BY		Roginter	ion Ålo	00.45)C	1 15401 000	6970	
Name (Printrype) Robert L King Signature Robert L King	Registrat	wii 140.	30,18	χ <u>η</u>	Telephone (512) 996 ate April 13, 3			
Signature								

RECEIVED CENTRAL FAX CENTER

APR 1 3 2005

DOCKET NO. SCI1805TP

UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICANT

Leo Mathew et al.

GROUP ART UNIT:

2815

APPLN. NO.:

10/074,732

EXAMINER:

Paul E Brock II

FILED:

February 13, 2002

CONFIRMATION No.: 6470

TITLE:

METHOD OF FORMING A VERTICAL DOUBLE GATE

SEMICONDUCTOR DEVICE

Certificate of Transmission under 37 C.F.R 1.8

I hereby certify that this correspondence is being facsimile transmitted to the Patent and Trademark Office.

OΠ

Signature

Printed Name of Person Signing Certificate

APPEAL BRIEF

COMMISSIONER FOR PATENTS ALEXANDRIA, VA 22313 BOARD OF PATENT APPEALS & INTERFERENCES:

This brief is filed in the matter of the Appeal to the Board of Appeals and Interferences of the rejection of the claims of the above-referenced application for patent.

DOCKET NO. SC11805TP

REAL PARTY IN INTEREST

The present application is wholly assigned to FREESCALE SEMICONDUCTOR, INC., with its headquarters in Austin, Texas.

RELATED APPEALS AND INTERFERENCES

Appellants are unaware of other appeals or interferences which will directly affect, be directly affected by, or have a bearing on the Board's decision in this appeal.

STATUS OF CLAIMS

Claims 1, 2, 4, 5, 7-12, 14-21, 24, 25 and 34 are pending and involved in this appeal.

Claims 35 and 36 are withdrawn from consideration. Claim 1 was previously presented. Claim 2 is original. Claim 3 has been canceled. Claims 4 and 5 were previously presented. Claim 6 has been canceled. Claims 7-12 were previously presented. Claim 13 has been canceled.

Claims 14-17 were previously presented. Claims 18-21 are original. Claim 22 has been canceled. Claims 23-25 are original. Claims 26-33 have been canceled. Claim 34 was previously presented.

Claims 1-2, 4, 5, 7-12, 14, 16-25 and 34 stand rejected under 35 U.S.C. § 103(a) as being unpatentable over Adkisson et al., U.S. Patent No. 6,472,258 (Adkisson et al.) in view of Fried et al. (U.S. Pub. 2003/0113970 (Fried et al.)). Claim 15 stands rejected under 35 U.S.C. 103(a) as being unpatentable over Adkisson et al. and Fried et al. as applied to claims 1 and 11, and further in view of Forbes et al., U.S. Patent No. 6,414,356 (Forbes et al.).

The rejection of claims 1, 2, 4, 5, 7-12, 14-21, 24, 25 and 34 is being appealed.

STATUS OF AMENDMENTS

A most recent amendment filed on June 9, 2004 was entered. A final rejection was mailed on December 10, 2004. No further amendments were filed after the final rejection.

DOCKET NO. SC11805TP

SUMMARY OF THE INVENTION

Independent claim 1 recites a method of forming a vertical double gate semiconductor device. As illustrated in FIG. 1 and described on page 4, lines 14-21 of the specification, a substrate is provided with an overlying first insulating layer and an overlying first semiconductor layer. As illustrated in FIG. 2 and described on page 4, line 21 to page 5, line 7, portions of the first semiconductor layer are removed to form a semiconductor structure having a first sidewall and an opposite second sidewall. A second insulating layer is formed adjacent the sidewalls as illustrated in FIG. 3 as described on page 5, lines 8-17. A second semiconductor layer is provided over and adjacent the semiconductor structure as illustrated in FIG. 3 and described on page 5, lines 8-17. A first directional implant of a first conductivity type is performed from a first direction as illustrated in FIG. 4 and described on page 5, line 18 to page 6, line 6. A second directional implant of a second and opposite conductivity type is preformed from a second direction as illustrated in FIG. 6 and described on page 6, line 18 to page 7, line 12. A conductive layer is formed over the semiconductor structure and the second insulating layer as illustrated in FIG. 10 and described on page 9, lines 1-12. A portion of the conductive layer and the second semiconductor layer is removed to physically separate a first gate region and a second gate region as illustrated in FIGs. 11 and 12 and described on page 9, line 13 to page 10, line 17. The first gate region is adjacent the first sidewall and has a first conductivity type and the second gate region is adjacent the second sidewall and has an opposite second conductivity type. Because the two gate regions are physically separate, the semiconductor structure prevents migration of doping species between the two gate regions.

Independent claim 17 recites a method of forming a vertical double gate semiconductor device. As illustrated in FIG. 1 and described on page 4, lines 14-21 of the specification, a substrate is provided with an overlying first insulating layer and an overlying first semiconductor layer. As illustrated in FIG. 2 and described on page 4, line 21 to page 5, line 7, portions of the

DOCKET NO. SC11805TP

first semiconductor layer are etched to form a semiconductor structure having a first sidewall and an opposite second sidewall. A source region and a drain region are formed overlying the substrate in a second direction as illustrated in FIG. 16 and described on page 11, line 21 to page 12, line 9. A second insulating layer (element 26) is formed adjacent the sidewalls as illustrated in FIG. 3 as described on page 5, lines 8-17. A second semiconductor layer (element 28) is provided over and adjacent the semiconductor structure as illustrated in FIG. 3 and described on page 5, lines 8-17. The second semiconductor layer has three recited portions: (1) adjacent the first sidewall; (2) over the semiconductor structure; and (3) adjacent the second sidewall. The first portion is doped with a first species (FIG. 4) and the third portion is doped with a second species opposite the first portion (FIG. 6). The second portion is subsequently removed (FIG. 8) to physically separate the first portion and the third portion. The semiconductor structure is recited having the first sidewall and the second sidewall. The specification in FIG. 8 illustrates the sidewalls to comprise, in one form, the sides of nitride layer 22, pad oxide 20 and insulating gate dielectric 26 as described at page 4, line 22 to page 5, line 11, all of which are insulating. The specification teaches at page 5, line 12 to line 17 that the semiconductor layer that corresponds to the recited first portion and third portion has a material composition that is conductive or semiconductive and therefore differs at all adjoining surfaces from the material composition of the recited semiconductor structure.

Independent claim 34 recites a method of forming a vertical double gate semiconductor device. As illustrated in FIG. 1 and described on page 4, lines 14-21 of the specification, a substrate is provided with an overlying first insulating layer and an overlying first semiconductor layer. As illustrated in FIG. 2 and described on page 4, line 21 to page 5, line 7, a semiconductor structure (element 24) overlies the substrate and has opposing first and second sidewalls. An insulating layer (element 26) is formed adjacent the sidewalls as illustrated in FIG. 3 as described on page 5, lines 8-17. A semiconductor layer (element 28) is provided over and around the semiconductor structure as illustrated in FIG. 3 and described on page 5, lines 8-17. The

DOCKET NO. SCI 1805TP

semiconductor layer has three recited portions: (1) adjacent the first sidewall and having a first non-horizontal surface; (2) adjacent the second sidewall and having a second non-horizontal surface; and (3) over the semiconductor structure. The device is doped with two angled implants of opposite conductivity (FIGs. 4 and 6) resulting in the first and second portions having opposite conductivity and the third portion having a mixed species doping. The third portion is subsequently removed (FIG. 8) to physically separate the first portion and the second portion via the semiconductor structure to substantially eliminate migration of doping species between the first portion and the second portion.

GROUNDS FOR REJECTION TO BE REVIEWED ON APPEAL

- 1) Are claims 1-2, 4, 5, 7-12, 14, 16-25 and 34 made obvious in view of the combination of Adkisson et al. and Fried et al.?
- 2) Is claim 15 made obvious in view of the combination of Adkisson et al., Fried et al. and Forbes?

ARGUMENTS

Arguments for Ground 1

Independent Claim 1

Independent claim 1 stands rejected under 35 U.S.C. § 103(a) as being unpatentable over Adkisson et al. in view of Fried et al. The stated basis for the rejection has remained identical for several Office Actions. Therefore Applicants will direct the Board's attention to pages 3-5 of the final Office Action. Figures 1, 2 and 3 of Adkisson et al. are relied upon as making claim 1 obvious. Adkisson et al. disclose in FIG. 1 a process in which a monocrystalline layer 14 is deposited over buried oxide 12. A layer of silicon nitride 16 is deposited. At Col. 3, lines 20-29

DOCKET NO. SC118051'P

is described the opening of the silicon nitride and etching of the layer 14 to the buried oxide to result in the structure of FIG. 1. At Col. 3, lines 30-49 is described processing to result in the structure of FIG. 2. The layer 14 is further etched to underlie only a portion of the overlying silicon nitride 16 and gate material 20 is deposited, polished and recessed below the nitride surface. Both polishing and etching are required according to Col. 3, lines 44-46. Alternatives are illustrated in FIG. 3. In these forms adjacent silicon nitride is not present and sidewall spacers or sidewall liners are placed on outer exposed surfaces of the two polysilicon gates.

It should be noted in the Adkisson et al. patent that there is no teaching of "providing a second semiconductor layer over and adjacent the semiconductor structure, the second semiconductor layer being elevated in an area overlying the semiconductor structure and having a non-horizontal surface adjoining the semiconductor structure" as recited in claim 1. There is no teaching by Adkisson et al. of "providing a first directional implant of a first conductivity type". There is no teaching by Adkisson et al. of "providing a second directional implant of a second conductivity type". In addition to not teaching directional implants, Adkisson et al. do not teach that the double gates are oppositely doped in conductivity. At Col. 3, lines 6-11, Adkisson et al. only state that doping levels are relatively low and provide a range of preferred levels. Therefore, there is no teaching or suggestion of using a semiconductor structure for "preventing migration of doping species between the first gate region and the second gate region" as recited in claim 1.

Fried et al. disclose an asymmetric doped FINFET having a continuously conductive gate above and adjacent the fin structure of the FINFET. For example, in paragraph 31 there is described asymmetric implants in gate portions 24 and 26 that are connected together by a double implant region 28 that permits migration of doping species between gate portions 24 and 26 to occur. Fried et al. do not teach or suggest that the presence of the double implant region 28 in contact with the single implant regions is detrimental to the operation of the transistor. Cross

DOCKET NO. SC11805TP

migration of dopants leads to part of the gate structure functioning in a depletion mode or a very high transistor threshold voltage mode.

Fried et al. do not teach or suggest "removing a portion of the conductive layer and the second semiconductor layer to physically separate a first gate region and a second gate region" as recited in claim 1. Fried et al. do not teach or suggest "the semiconductor structure preventing migration of doping species between the first gate region and the second gate region".

If Adkisson et al. and Fried et al. are combined, there is no teaching or suggestion by the combination to prevent the cross-migration of a FINFET having asymmetric gate doping. To so state is to use hindsight reconstruction of Applicants' teaching and apply them to a combination of references and then state that it could be possible. The burden of showing an actual teaching of the recited subject matter of claim 1 has not been met.

During the application's prosecution, Applicants advocated to the Examiner that applying angle implanting to the Adkisson et al. structure of figure 2 or figure 3 would not result in gate regions having a single doping type. A basis for Applicants' position is found in the next to last sentence of paragraph 31 of Fried et al. there is stated "Due to the shadowing of the structure, the gate sides (i.e., vertical portions of polysilicon-containing layer 18) remain doped (either N+ or P+) with the species implanted from that side, while the horizontal portions of polysilicon-containing layer 18 are counterdoped, i.e., double implanted". The gate polysilicon in figure 2 and figure 3 of Adkisson et al. has only exposed horizontal surfaces. Angle implanting the Adkisson et al. device will create counterdoped gate regions consistent with the patent of Fried et al. and result in modified threshold voltage of the transistor.

During the application's prosecution, Applicants also advocated that the gate structure of the Fried et al. device was a single gate structure having portions that are differently doped. The final rejection basis refutes this statement by stating that the Fried et al. device is only directed to a double gate device of oppositely doped portions 24 and 26 separated by counter doped portion 28 that is "not conductive enough (if at all) to interfere with the first and second gate

DOCKET NO. SCI1805TP

interaction". This conclusion is not supported by Fried et al. and is not technically supportable. Fried et al. describe in paragraph 36 that the counterdoped areas that are double implanted and are designated by reference number 28, are conductive. In paragraph 36 of the Fried et al. patent, there is described a conductive metallic silicide layer 36 that "eliminates the pn junction in the gate". The pn junction in the gate exists because the counterdoped regions are not insulating or nonconductive as assumed in the rejection basis. Fried et al. also teach in paragraph 36 that the metallic silicide layer 36 makes contact between layer 34 and the double implanted regions 28 as further evidence that the double implanted regions are conductive. Fried et al. clearly teach a single gate structure having portions that are differently doped. Therefore, Applicants continue to point out that the teachings of Fried et al. and Adkisson et al. are very different with respect to gate structure as Fried et al. are teaching an electrically continuous gate and Adkisson et al. are teaching a device with electrically separate gates.

In conclusion, the combination of Adkisson et al. and Fried et al. does not make claim 1 obvious. Applicants have invented an improved method for forming a double gate semiconductor device that has enhanced performance from known semiconductor devices.

Dependent claims 2, 4, 5, 7-12 and 14-16

Dependent claims 2, 4, 5, 7-12 and 14-16 stand rejected under 35 U.S.C. § 103(a) as being unpatentable over Adkisson et al. in view of Fried et al.. Each of these claims is patentable over the combination of these references at least as a result of being dependent from claim 1 for the reasons provided above. It should be noted that processing details associated with forming a completed transistor are not provided by either Adkisson et al. or Fried et al. outside of the formation of the gate structure.

DOCKET NO. SC11805TP

Independent claim 17

Independent claim 17 stands rejected under 35 U.S.C. § 103(a) as being unpatentable over Adkisson et al. in view of Fried et al. The stated basis for the rejection has remained identical for several Office Actions. Therefore Applicants will direct the Board's attention to pages 8-9 of the final Office Action. Figures 1, 2 and 3 of Adkisson et al. are relied upon as making claim 17 obvious. Adkisson et al. disclose in FIG. 1 a process in which a monocrystalline layer 14 is deposited over buried oxide 12. A layer of silicon nitride 16 is deposited. At Col. 3, lines 20-29 is described the opening of the silicon nitride and etching of the layer 14 to the buried oxide to result in the structure of FIG. 1. At Col. 3, lines 30-49 Adkisson et al. describe processing to create the structure of FIG. 2. The layer 14 is further etched to underlie only a portion of the overlying silicon nitride 16 and gate material 20 is deposited, polished and recessed below the nitride surface. Both polishing and etching are required according to Col. 3, lines 44-46. Alternatives are illustrated in FIG. 3. In these forms adjacent silicon nitride is not present and sidewall spacers or sidewall liners are placed on outer exposed surfaces of the two polysilicon gates.

It should be noted in the Adkisson et al. there is no teaching of "forming a second semiconductor layer over and adjacent the semiconductor structure and the second insulating layer, wherein the second semiconductor layer comprises: a first semiconductor portion which is adjacent the first sidewall and having a first non-horizontal surface; a second semiconductor portion which is over the semiconductor structure; and a third semiconductor portion which is adjacent the second sidewall and having a second non-horizontal surface" as recited in claim 17. There is no teaching by Adkisson et al. of "doping the first semiconductor portion with a first series and doping the third semiconductor portion with a second species opposite the first species". In addition Adkisson et al. do not teach that the double gates are oppositely doped in conductivity. At Col. 3, lines 6-11, Adkisson et al. only state that doping levels are relatively

DOCKET NO. SCI 1805TP

low and provide a range of preferred levels. Therefore, there is no teaching or suggestion of using a semiconductor structure for "preventing migration of doping species between the first gate region and the second gate region" as recited in claim 17.

Fried et al. disclose an asymmetric doped FINFET having a continuously conductive gate above and adjacent the fin structure of the FINFET. For example, in paragraph 31 there is described asymmetric implants in gate portions 24 and 26 that are connected together by a double implant region 28 that permits migration of doping species between gate portions 24 and 26 to occur. Fried et al. do not teach or suggest that the presence of the double implant region 28 in contact with the single implant regions is detrimental to the operation of the transistor. Cross migration of dopants leads to part of the gate structure functioning in a depletion mode or a very high transistor threshold voltage mode.

Fried et al. do not teach or suggest "removing the second semiconductor portion to physically separate the first semiconductor portion and the third semiconductor portion via the semiconductor structure" as recited in claim 17. Fried et al. do not teach or suggest "to substantially eliminate migration of doping species between the first semiconductor portion and the third semiconductor portion".

If Adkisson et al. and Fried et al. are combined, there is no teaching or suggestion by the combination to prevent the cross-migration of a FINFET having asymmetric gate doping. To so state is to use hindsight reconstruction of Applicants' teaching and apply them to a combination of references and then state that it could be possible. The burden of showing an actual teaching of the recited subject matter of claim 1 has not been met.

In the previous responses, Applicants advocated to the Examiner that applying angle implanting to the Adkisson et al. structure of figure 2 or figure 3 would not result in single doped gate regions. A basis for Applicants' position is found in the next to last sentence of paragraph 31 of Fried et al. there is stated "Due to the shadowing of the structure, the gate sides (i.e., vertical portions of polysilicon-containing layer 18) remain doped (either N+ or P+) with the

DOCKET NO. SC11805TP

species implanted from that side, while the horizontal portions of polysilicon-containing layer 18 are counterdoped, i.e., double implanted". The gate polysilicon in figure 2 and figure 3 of Adkisson et al. has only exposed horizontal surfaces. Angle implanting the Adkisson et al. device will create counterdoped gate regions resulting in modified threshold voltage of the transistor.

In conclusion, the combination of Adkisson et al. and Fried et al. does not make claim 17 obvious. Applicants have invented an improved method for forming a double gate semiconductor device that has enhanced performance from known semiconductor devices.

Dependent claims 18-21 and 23-25

Dependent claims 18-21 and 23-25 stand rejected under 35 U.S.C. § 103(a) as being unpatentable over Adkisson et al. in view of Fried et al.. Each of these claims is patentable over the combination of these references at least as a result of being dependent from claim 17 for the reasons provided above.

<u>Independent claim 34</u>

Independent claim 34 stands rejected under 35 U.S.C. § 103(a) as being unpatentable on the basis that "is similar to the rejection of claims 1 and 17 above using Adkisson in view of Fried". Therefore, the subject matter of Adkisson et al. and Fried et al. will not be repeated. Claim 34 is allowable over this combination of references as the combination does not teach or suggest both "doping the device with two angled implants of opposite conductivity type, the first semiconductor portion having a resulting first conductivity, the second semiconductor portion having a resulting second conductivity and the third semiconductor portion having mixed species doping" and "removing the third semiconductor portion to physically separate the first semiconductor portion and the second semiconductor portion via the semiconductor structure to substantially eliminate migration of doping species between the first semiconductor portion and

DOCKET NO. SC11805TP

the second semiconductor portion". The comments provided above directly address how Adkisson et al. and Fried et al. do not teach or anticipate these claim recitals.

Arguments for Ground 2

Dependent claim 15

Claims 15 stands rejected under 35 U.S.C. § 103(a) as being unpatentable over Adkisson et al. and Fried as applied to claims 1 and 11 above, and further in view of Forbes et al. (U.S. Patent 6,414,356). In the rejection, Forbes et al. is cited for teaching annealing a first gate region and a second electrode region before forming a metal. The dual-gated transistor structures described by Forbes et al. is otherwise significantly dissimilar to the structure claimed in claim 15 by having physically separate and mirrored gates overlying the same channel region. The base limitations of claim 15 are readily distinguishable from this combination of three references for at least the reasons stated above in connection with claims 11 and 1. In semiconductor processing, heat processing and metal deposition are common steps. However, this combination of references does not teach the manufacturing method recited therein with the timing of an anneal prior to depositing metal.

Further evidence of the standard of obviousness is this art area is noted by the Examiner in the final rejection. Claims 35 and 36 associated with this application in which doping of sidewall spacers after the sidewall spacers are physically separated were deemed by the Examiner to be patentably separate and distinct inventions from a method where doping of sidewall spacers occurs before the sidewall spacers are physically separated. Applicants were required to withdraw claims 35 and 36 from this Board's consideration on the basis that the order of those two steps is patentably distinct. Similarly, the use and order of annealing and metal deposition in a double gate process not taught by a combination of three references is not made

DOCKET NO. SCI1805TP

obvious by the fact that prior art transistor gate formation processes utilize thermal processing and metal deposition.

CONCLUSION

For at least the reasons set forth above. Applicants respectfully submit that the claims of the present application are allowable over the art cited during prosecution.

Respectfully submitted, LEO MATHEW et al.

Robert L. King

Attorney for Appellants

Reg. No. 30,185 Ph: (512) 996-6839

DOCKET NO. SC11805TP

Claims Appendix

1. (Previously Presented) A method of forming a vertical double gate semiconductor device comprising:

providing a semiconductor substrate;

providing a first insulating layer over the semiconductor substrate;

providing a first semiconductor layer over the first insulating layer;

removing portions of the first semiconductor layer to form a semiconductor structure having a first sidewall and a second sidewall, wherein the first sidewall is opposite the second sidewall;

- forming a second insulating layer adjacent the first sidewall and the second sidewall;
- providing a second semiconductor layer over and adjacent the semiconductor structure, the second semiconductor layer being elevated in an area overlying the semiconductor structure and having a non-horizontal surface adjoining the semiconductor structure;
- performing a first directional implant of a first conductivity type of the second semiconductor layer from a first predetermined direction;
- performing a second directional implant of a second conductivity type opposite the first conductivity type of the second semiconductor layer from a second predetermined direction that differs from the first predetermined direction;
- forming a conductive layer over the semiconductor structure and the second insulating layer; and
- removing a portion of the conductive layer and the second semiconductor layer to physically separate a first gate region and a second gate region, wherein: the first gate region is adjacent the first sidewall of the semiconductor structure and has the first conductivity type; and the second gate region is adjacent the second sidewall of the semiconductor structure and has the second conductivity type, the

DOCKET NO. SC11805TP

semiconductor structure preventing migration of doping species between the first gate region and the second gate region.

2. (Original) The method of claim 1 wherein the semiconductor structure is a channel region of the vertical double gate semiconductor device.

Claim 3 (Canceled)

- 4. (Previously Presented) The method of claim 1 wherein removing the portion of the conductive layer and the second semiconductor layer comprises planarizing the second semiconductor layer and the conductive layer.
- 5. (Previously Presented) The method of claim 1 further comprising forming a first current electrode region and a second current electrode region in the semiconductor substrate to implement the vertical double gate semiconductor device as a transistor.

Claim 6 (Canceled)

- 7. (Previously Presented) The method of claim 1, wherein each of the first directional implant and the second directional implant is performed by ion implantation at symmetric opposing angles relative to a top surface of the semiconductor substrate.
- 8. (Previously Presented) The method of claim 1, further comprising annealing the first gate region and the second gate region after the first directional implant and the second directional implant.
- 9. (Previously Presented) The method of claim 1, wherein removing a portion of the conductive layer is performed after performing the second directional implant of the second conductivity type.

DOCKET NO. SCI 1805TP

- 10. (Previously Presented) The method of claim 1 further comprising electrically coupling the first gate region and the second gate region.
- 11. (Previously Presented) The method of claim 1, further comprising forming a metal layer as the conductive layer.
- 12. (Previously Presented) The method of claim 1, wherein forming the conductive layer comprises:

forming a silicon layer over the first gate region, the second gate region, and the semiconductor structure;

forming a first metal layer over the silicon layer; and

heating the semiconductor substrate so that the silicon layer and the first metal layer form a silicide.

Claim 13 (Canceled)

- 14. (Previously Presented) The method of claim 13, wherein removing a portion of the conductive layer comprises planarizing the conductive layer.
- 15. (Previously Presented) The method of claim 11, further comprising annealing the first gate region and the second gate region before forming the metal layer.
- 16. (Previously Presented) The method of claim 11, wherein the metal layer further comprises a stack of metal layers.
- 17. (Previously Presented) A method of forming a vertical double gate semiconductor device comprising:

providing a semiconductor substrate;

forming a first insulating layer over the semiconductor substrate;

forming a first semiconductor layer on the first insulating layer;

DOCKET NO. SC11805TP

- ctching portions of the first semiconductor layer to form a semiconductor structure having a first sidewall and a second sidewall, wherein the first sidewall is opposite the second sidewall in a first direction;
- forming a source region and a drain region overlying the semiconductor substrate in a second direction, wherein the first direction is substantially perpendicular the second direction;

forming a second insulating layer on the first sidewall and the second sidewall;
forming a second semiconductor layer over and adjacent the semiconductor structure and
the second insulating layer, wherein the second semiconductor layer comprises:

- a first semiconductor portion which is adjacent the first sidewall and having a first non-horizontal surface;
- a second semiconductor portion which is over the semiconductor structure; and
- a third semiconductor portion which is adjacent the second sidewall and having a second non-horizontal surface;
- doping the first semiconductor portion with a first species and doping the third semiconductor portion with a second species opposite the first species; and subsequently removing the second semiconductor portion to physically separate the first semiconductor portion and the third semiconductor portion via the semiconductor structure to substantially eliminate migration of doping species between the first semiconductor portion and the third semiconductor portion, the semiconductor structure comprising differing material composition than the first semiconductor portion and the third semiconductor portion at all adjoining surfaces.
- 18. (Original) The method of claim 17, wherein the second insulating layer is deposited conformally.
- 19. (Original) The method of claim 17 further comprising annealing the second semiconductor layer.

DOCKET NO. SC11805TP

- 20. (Original) The method of claim 19 wherein annealing is performed after removing the second semiconductor portion.
- 21. (Original) The method of claim 17 wherein removing the second portion is performed by a method selected from the group of anisotropic etching, planarization and etch back.

Claim 22 (Canceled)

- 23. (Original) The method of claim 17, wherein doping the first semiconductor portion and the third semiconductor portion is performed by ion implanting species at an angle relative to a top surface of the semiconductor substrate.
- 24. (Original) The method of claim 17, wherein doping the first semiconductor portion and the third semiconductor portion further includes forming a patterned layer over the semiconductor substrate.
- 25. (Original) The method of claim 17, wherein etching portions of the first semiconductor layer to form the semiconductor structure further comprises:

forming a third insulating layer over the first semiconductor layer; forming a nitride layer over the third insulating layer, patterning the nitride layer and the third insulating layer; and etching the first semiconductor layer using the nitride layer and the third insulating layer as a mask.

Claims 26-33 (Canceled)

34. (Previously Presented) A method for forming a vertical double gate semiconductor device comprising:

providing a semiconductor substrate;

DOCKET NO. SCI1805TP

forming a semiconductor structure overlying the substrate and having a first sidewall and a second sidewall, wherein the first sidewall is opposite the second sidewall in a first direction;

forming an insulating layer on the first sidewall and the second sidewall;

forming a semiconductor layer over and around the semiconductor structure and the insulating layer, wherein the semiconductor layer comprises:

- a first semiconductor portion which is adjacent the first sidewall and having a first surface that is non-horizontal;
- a second semiconductor portion which is adjacent the second sidewall and having a second surface that is non-horizontal; and
- a third semiconductor portion overlying the semiconductor structure;
- doping the device with two angled implants of opposite conductivity type, the first semiconductor portion having a resulting first conductivity, the second semiconductor portion having a resulting second conductivity and the third semiconductor portion having mixed species doping; and
- removing the third semiconductor portion to physically separate the first semiconductor portion and the second semiconductor portion via the semiconductor structure to substantially eliminate migration of doping species between the first semiconductor portion and the second semiconductor portion, the semiconductor structure comprising differing material composition than the first semiconductor portion and the second semiconductor portion at all adjoining surfaces.
- 35. (Withdrawn) A method for fortning a vertical double gate semiconductor device comprising:

providing a semiconductor substrate;

forming a semiconductor structure overlying the substrate and having a first sidewall and a second sidewall, wherein the first sidewall is opposite the second sidewall in a first direction:

forming an insulating layer on the first sidewall and the second sidewall;

forming a semiconductor layer over and around the semiconductor structure and the insulating layer, wherein the semiconductor layer;

DOCKET NO. SCI 1805TP

- removing regions of the semiconductor layer having a substantially horizontal exposed surface, the regions of the semiconductor layer overlying the semiconductor structure and the semiconductor substrate to form a first sidewall spacer and a second sidewall spacer that are physically separated; and doping the first and second physically separated sidewall spacers with two angled
- doping the first and second physically separated sidewall spacers with two angled implants of opposite conductivity type, the first sidewall spacer having a resulting first conductivity and the second sidewall spacer having a resulting second conductivity.
- 36. (Withdrawn) The method of claim 35 further comprising:
 electrically coupling the first and second physically separated sidewall spacers together.

DOCKET NO. SC11805TP

Evidence Appendix Under 37 CFR 41.37(c)(1)(ix)

There is no evidence that has been entered into the record by the Examiner that is relied upon in this appeal.